



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION


Voltage Rails

POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
PWR_SRC	19V	S0,(S3-S5)	LAN  DDRIII core  PCH DDRIII command & control pull up. CPU core rail Graphics core rail ( Dual Core only )
+5VALW	5V	S0,(S3-S5)	
+5VRUN	5V	S0	
+5VSUS	5V	S0	
+3VALW	3.3V	S0,(S3-S5)	
+3VSUS	3.3V	S0,(S3-S5)	
+3VRUN	3.3V	S0	
+1_5VDIMM	1.5V	S0,S3	
+1_5VRUN	1.5V	S0,S3	
VTT	1.05V	S0	
+0_75VRUN	0.75V	S0	
+VCC_CORE	1.05V-1.1V	S0	
+VCC_GFXCORE	1.1V	S0	
M92S_VDD_CORE	0.95V	S0	
+1_8VRUN_PARK	1.8V	S0	
+1_5VRUN_PARK	1.5V	S0	
+1_OVRUN_PARK	1.0V	S0	
VDDR3	3.3V	S0	

Net Naming Conventions

<b>Suffix</b>
# = Active Low Signal
<b>Prefix</b>
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)

PCB Footprints




AC Mode

Power States	SLP_S3#	SLP_S4#	SLP_S5#	SLP_LAN#	+V*ALWAYS	+V*SUS	+V*RUN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF

Battery Mode

Power States	SLP_S3#	SLP_S4#	SLP_S5#	SLP_LAN#	+V*ALWAYS	+V*SUS	+V*RUN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF



MICRO-STAR INT'L CO.,LTD.

Title

PLATFORM

Size

Document Number

Rev

Custom

MS-145X

0A

Date:

Wednesday, August 05, 2009


Sheet

2


of

56

## ARRANDALE PROCESSOR (CLK,MISC,JTAG)




# ARRANDALE PROCESSOR (DDR3)



# ARRANDALE PROCESSOR (POWER)

ARRANDALE:  
SV=48A  
LV=35A  
ULV=27A

## PROCESSOR CORE POWER



IC\_AUB\_CFD\_IPGA\_R0P9



1.1V RAIL POWER

CPU CORE SUPPLY


POWER  
CPU VIDS

SENSE LINES

ARRANDALE:  
SV=18A  
LV=TBD  
ULV=TBD




## PROCESSOR CORE POWER




2009/06/12 修改 by power team

2009/06/23 Can be floating if VTT is fixed by Intel checklist 1.6


# ARRANDALE PROCESSOR (GRAPHICS POWER)




# ARRANDALE PROCESSOR (GND)




# ARRANDALE PROCESSOR (RESERVED)




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...





CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port  0:Enabled; An external Display Port device is connected to the Embedded Display Port




Layout Note:  
Location of all CFG strap resistors needs  
to be close to trace to minimize stub





# SODIMM#A




2009/06/16 R140,R142改10K1%



2009/06/30 Remove 330uF CPU及Switching power端已有




2009/06/30 Change to 0 ohm



N13-2040060-L41  
SODIMM\_S204  
DDR3SODIMM-204PS\_BLACK-RH

SODIMM#B



2009/06/30 靠近CPU(TX)

PEG_TXP0	C555	C0.1u10X0402	GFX_RXP0	AE30	PCIE_RX0P
PEG_TXN0	C557	C0.1u10X0402	GFX_RXN0	AE31	PCIE_RX0N
PEG_TXP1	C559	C0.1u10X0402	GFX_RXP1	AE29	PCIE_RX1P
PEG_TXN1	C561	C0.1u10X0402	GFX_RXN1	AD28	PCIE_RX1N
PEG_TXP2	C563	C0.1u10X0402	GFX_RXP2	AD30	PCIE_RX2P
PEG_TXN2	C564	C0.1u10X0402	GFX_RXN2	AC31	PCIE_RX2N
PEG_TXP3	C565	C0.1u10X0402	GFX_RXP3	AC29	PCIE_RX3P
PEG_TXN3	C566	C0.1u10X0402	GFX_RXN3	AB28	PCIE_RX3N
PEG_TXP4	C567	C0.1u10X0402	GFX_RXP4	AB30	PCIE_RX4P
PEG_TXN4	C570	C0.1u10X0402	GFX_RXN4	AA31	PCIE_RX4N
PEG_TXP5	C572	C0.1u10X0402	GFX_RXP5	AA29	PCIE_RX5P
PEG_TXN5	C573	C0.1u10X0402	GFX_RXN5	Y28	PCIE_RX5N
PEG_TXP6	C574	C0.1u10X0402	GFX_RXP6	Y30	PCIE_RX6P
PEG_TXN6	C575	C0.1u10X0402	GFX_RXN6	W31	PCIE_RX6N
PEG_TXP7	C576	C0.1u10X0402	GFX_RXP7	W29	PCIE_RX7P
PEG_TXN7	C586	C0.1u10X0402	GFX_RXN7	V28	PCIE_RX7N
PEG_TXP8	C587	C0.1u10X0402	GFX_RXP8	V30	PCIE_RX8P
PEG_TXN8	C588	C0.1u10X0402	GFX_RXN8	U31	PCIE_RX8N
PEG_TXP9	C596	C0.1u10X0402	GFX_RXP9	U29	PCIE_RX9P
PEG_TXN9	C595	C0.1u10X0402	GFX_RXN9	T28	PCIE_RX9N
PEG_TXP10	C585	C0.1u10X0402	GFX_RXP10	T30	PCIE_RX10P
PEG_TXN10	C584	C0.1u10X0402	GFX_RXN10	R31	PCIE_RX10N
PEG_TXP11	C594	C0.1u10X0402	GFX_RXP11	R29	PCIE_RX11P
PEG_TXN11	C593	C0.1u10X0402	GFX_RXN11	P28	PCIE_RX11N
PEG_TXP12	C583	C0.1u10X0402	GFX_RXP12	P30	PCIE_RX12P
PEG_TXN12	C582	C0.1u10X0402	GFX_RXN12	N31	PCIE_RX12N
PEG_TXP13	C592	C0.1u10X0402	GFX_RXP13	N29	PCIE_RX13P
PEG_TXN13	C591	C0.1u10X0402	GFX_RXN13	M28	PCIE_RX13N
PEG_TXP14	C581	C0.1u10X0402	GFX_RXP14	M30	PCIE_RX14P
PEG_TXN14	C580	C0.1u10X0402	GFX_RXN14	L31	PCIE_RX14N
PEG_TXP15	C590	C0.1u10X0402	GFX_RXP15	L29	PCIE_RX15P
PEG_TXN15	C589	C0.1u10X0402	GFX_RXN15	K30	PCIE_RX15N

21 CLK\_PEGA\_MXM\_P >> R390 0R0402 AK30  
21 CLK\_PEGA\_MXM\_N >> R391 0R0402 AK32

#### CheckResetSequence

For Park-S3: PWRGOOD pin must need to pull low

For M92-S2/S3: PWRGOOD pin should be NC

N10		
PWRGOOD		
PERSTB		
216-0728020-00-A12-RH		
215		
M92-S2	PARK-S3	
R215	X	-

U40A


PCI EXPRESS INTERFACE

#### CALIBRATION

PCIE\_CALRP Y22 VGA\_PE\_CP R203 1.27KR%  
PCIE\_CALRN AA22 VGA\_PE\_CN R205 2KR1%0402 +1\_0VRUN\_PARK



PEG\_RXN[15:0] << PEG\_RXN[15:0] 3  
PEG\_RXP[15:0] << PEG\_RXP[15:0] 3  
PEG\_TXP[15:0] >> PEG\_TXP[15:0] 3  
PEG\_TXN[15:0] >> PEG\_TXN[15:0] 3

PCIE_TX0P	AH30	GFX_TXP0	C260	C0.1u10X0402	PEG_RXP0
PCIE_TX0N	AG31	GFX_TXN0	C264	C0.1u10X0402	PEG_RXN0
PCIE_TX1P	AG29	GFX_TXP1	C267	C0.1u10X0402	PEG_RXP1
PCIE_TX1N	AF28	GFX_TXN1	C263	C0.1u10X0402	PEG_RXN1
PCIE_TX2P	AF27	GFX_TXP2	C272	C0.1u10X0402	PEG_RXP2
PCIE_TX2N	AF26	GFX_TXN2	C268	C0.1u10X0402	PEG_RXN2
PCIE_TX3P	AD27	GFX_TXP3	C271	C0.1u10X0402	PEG_RXP3
PCIE_TX3N	AD26	GFX_TXN3	C276	C0.1u10X0402	PEG_RXN3
PCIE_TX4P	AC25	GFX_TXP4	C287	C0.1u10X0402	PEG_RXP4
PCIE_TX4N	AB25	GFX_TXN4	C283	C0.1u10X0402	PEG_RXN4
PCIE_TX5P	Y23	GFX_TXP5	C286	C0.1u10X0402	PEG_RXP5
PCIE_TX5N	Y24	GFX_TXN5	C291	C0.1u10X0402	PEG_RXN5
PCIE_TX6P	AB27	GFX_TXP6	C295	C0.1u10X0402	PEG_RXP6
PCIE_TX6N	AB26	GFX_TXN6	C299	C0.1u10X0402	PEG_RXN6
PCIE_TX7P	Y27	GFX_TXP7	C298	C0.1u10X0402	PEG_RXP7
PCIE_TX7N	Y26	GFX_TXN7	C302	C0.1u10X0402	PEG_RXN7
PCIE_TX8P	W24	GFX_TXP8	C304	C0.1u10X0402	PEG_RXP8
PCIE_TX8N	W23	GFX_TXN8	C313	C0.1u10X0402	PEG_RXN8
PCIE_TX9P	Y27	GFX_TXP9	C307	C0.1u10X0402	PEG_RXP9
PCIE_TX9N	U26	GFX_TXN9	C314	C0.1u10X0402	PEG_RXN9
PCIE_TX10P	U24	GFX_TXP10	C318	C0.1u10X0402	PEG_RXP10
PCIE_TX10N	U23	GFX_TXN10	C323	C0.1u10X0402	PEG_RXN10
PCIE_TX11P	T26	GFX_TXP11	C322	C0.1u10X0402	PEG_RXP11
PCIE_TX11N	T27	GFX_TXN11	C325	C0.1u10X0402	PEG_RXN11
PCIE_TX12P	T24	GFX_TXP12	C329	C0.1u10X0402	PEG_RXP12
PCIE_TX12N	T23	GFX_TXN12	C333	C0.1u10X0402	PEG_RXN12
PCIE_TX13P	P27	GFX_TXP13	C332	C0.1u10X0402	PEG_RXP13
PCIE_TX13N	P26	GFX_TXN13	C336	C0.1u10X0402	PEG_RXN13
PCIE_TX14P	P24	GFX_TXP14	C343	C0.1u10X0402	PEG_RXP14
PCIE_TX14N	P23	GFX_TXN14	C347	C0.1u10X0402	PEG_RXN14
PCIE_TX15P	M27	GFX_TXP15	C348	C0.1u10X0402	PEG_RXP15
PCIE_TX15N	N26	GFX_TXN15	C345	C0.1u10X0402	PEG_RXN15


			MICRO-STAR INT'L CO.,LTD.							
Title										
M92/Pak-Sx (PCIE Interface)										
Size	Document Number					Rev				
Custom	MS-145X					0A				
Date:	Wednesday, August 05, 2009		Sheet	11	of	56				




# MVDDQ = 1.5V FOR DDR3 Memory



	M92-S2	PARK-S3
R419	X	-
R421	-	X




## PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC




Use this option ONLY  
for M9x-S2/S3vFamily

DIVIDER RESISTORS	DDR3	GDDR3
MVREF TO 1.5V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R

## DDR3 Memory Interface




### MEMORY INTERFACE




	M92-S2	PARK-S3
C568	X	-
C341	X	-
R423	X	-
R227	X	-

route 50ohms  
single-ended/100ohms diff  
and keep short  
Use this option ONLY  
for Park-S3



	M92-S2	PARK-S3
R419	X	-
R421	X	-

## Option for DDR3/GDDR3/DDR2 with Park




Do not Install for M9X-S2/S3  
INSTALL for Park-S3 to save power in auto refresh mode

These can be placed close to ASIC side or Memory side.

Note 1 : Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.

Note 2 : For M9X-S2/S3, J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.  
For Park-S3, J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC\_CALR

Note 3 : For M9X-92/93, K7 Pin (NC\_MEM\_CALRP1) is Not connected.  
For PARK-S3, K7 Pin (TESTEN#2) connect to TEST\_EN Signal At AF24










\*\* This basic topology should be used for DRAM\_RST for  
DDR3/GDDR3/GDDR5. These Capacitors and Resistor values  
are an example only. The Series R and || Cap values  
will depend on the DRAM load and will have to be  
calculated for different Memory ,DRAM Load and board  
to pass Reset Signal Spec.

Designator	For M9X-S2 and M93-S3	For Park-S3
R425	DNI	10K
R427	0R/Short	680R
R430	2.2K	DNI
C571	2.2nF	68pF









(for DDR2 and GDDR3: 1.8V@2.2A VDDR1) (For DDR3, MVDDQ = 1.5V@2.0A)





	M92-S2	PARK-S3
R211	-	X
R207	X	-
R209	-	X
R213	-	X

	M92-S2	PARK-S3
B18	-	X
B19	X	-





# RANK1: 256MB/ 512MB DDR3




For M9X-S2/S3 with DDR3: Support MAA12-MAA0 Address or 64MX16 DDR3. MAA13 is NC




For PARK-S3 with DDR3: Support MAA13-MAA0 Address or 128MX16 DDR3.



## PIN STRAPS



GPIO\_5\_AC\_BATT is an optional input which allows the system to request (AC) performance mode or battery mode operation.  
AC (Performance mode) = H  
Battery saving mode = L



## CONFIGURATION STRAPS

PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
GPIO0	1		GPIO=0 50% TX output swing GPIO=1 Full TX output swing
GPIO1	1		GPIO=0 TX de-emphasis disabled GPIO=1 TX de-emphasis enabled
GPIO2	1		GPIO=0 Advertises the PCIe device as 2.5 GT/S capable at power -on GPIO=1 Advertises the PCIe device as 5 GT/S capable at power -on
GPIO9	0		GPIO=0 VGA controller capacity enabled. GPIO=1 The device will not be recognized as the system's VGA controller.
VSYNC_DAC2	0		GPIO=0 Driver would ignore the value sampled on DVPDATA_20 during reset.
GPIO22	0		GPIO=0 not used external BIOS ROM GPIO=1 if used

PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
GPIO 13 GPIO 12 GPIO 11	0 0 1		0 0 0=128 MB 0 0 1=256 MB 0 1 0=64 MB

PIN	M92-S2 LP	PARK LP S3	DESCRIPTION OF DEFAULT SETTINGS
VGA_HSYNC# VGA_VSYNC#	1 1		0 0=No audio function 0 1=Audio for display port only 1 0=Audio for display port and HDMI if dongle is detected 1 1=Audio for both displayport and HDMI

DVPDATA19	DVPDATA21	DVPDATA2	DVPDATA0	MEM_TYPE
0	0	0	0	Hynix 64Mx16 DDR3 (M12-5TQ1G25-H23)
0	0	0	1	Samsung 64Mx16 DDR3 (M12-K4W1G85-S02)
0	0	1	0	
0	0	1	1	

**MICRO-STAR INT'L CO.,LTD.**

**Title**  
**M92/Pak-Sx (Straps & Thermal)**

**Size B**  
**Document Number**  
**MS-145X**

**Date:** Wednesday, August 05, 2009  
**Sheet** 17 of 56

**Rev** 0A

2009/07/14 Change RGB SW

[illegible]


Logic Input	Function
0	S2 PORT
1	S1 PORT

**BR-ADJ**


MXM only	1. MXM 2. EC
Switchable	1. MXM 2. iGPU 3. EC

**UMA (MS-1454) USE ONLY**

<u>CRT B UMA</u>	<u>R14</u>	<u>X 0R0402</u>	<u>VGA BLUE</u>
<u>CRT G UMA</u>	<u>R13</u>	<u>X 0R0402</u>	<u>VGA GREEN</u>
<u>CRT R UMA</u>	<u>R11</u>	<u>X 0R0402</u>	<u>VGA RED</u>
<u>CRT HSYNC UMA</u>	<u>R12</u>	<u>X 0R0402</u>	<u>VGA HSYNC</u>
<u>CRT VSYNC UMA</u>	<u>R15</u>	<u>X 0R0402</u>	<u>VGA VSYNC</u>

[illegible]




```
EDID Switch  ( CRT,LVDS)
```



## HDMI Switch

2009/07/14 Change HDMI SW

Logic Input	Function
0	B PORT
1	A PORT




Logic Input	Function
0	PORT 1
1	PORT 2

UMA (MS-1454) USE ONLY					
LVDS DDC CLK	R84	X	0R0402	LVDS CLK	
LVDS DDC DATA	R82	X	0R0402	LVDS DATA	
CRT DATA UMA	R265	X	0R0402	RGB DATA	
CRT CLK UMA	R266	X	0R0402	RGB CLK	




2009/07/14 DEL HDMI I2C RES (R372,R374)







# IBEXPEAK - M (HDA,JTAG,SATA)






# IBEXPEAK - M (PCI-E, SMBUS, CLK)





# IBEXPEAK - M (DMI, FDI, GPIO)



PULL LOW FOR NOT INTEL LAN 2008.12.12



 <b>MICRO-STAR INT'L CO.,LTD.</b>	
<b>Title</b> <b>IBEXPEAK - M (DMI,FDI,GPIO)</b>	
<b>Size</b> Custom	<b>Document Number</b> <b>MS-145X</b>
<b>Date:</b> Wednesday, August 05, 2009	<b>Sheet</b> 22 of 56
<b>Rev</b> 0A	

**IBEXPEAK - M (LVDS,DDI)**




DisplayPort	DVI/HDMI
DP_X_L0	TX_x_D2
DP_X_L0#	TX_x_D2#
DP_X_L1	TX_x_D1
DP_X_L1#	TX_x_D1#
DP_X_L2	TX_x_D0
DP_X_L2#	TX_x_D0#
DP_X_L3	TX_x_CLK
DP_X_L3#	TX_x_CLK#
DP_X_AUX	DDC_x_CLK
DP_X_AUX#	DDC_x_DATA



**IBEXPEAK - M (PCI,USB,NVRAM)**

Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default








# IBEXPEAK - M (GPIO,VSS\_NCTF,RSVD)

2009/07/01 Combine Park 1.8V and 1.0V to DGPU\_PWROK

Not stuff for MS-1454(UMA only)




Not stuff for MS-1454(UMA only)




Retain 25-MHz crystal footprint on your platform.  
 ---Though FCIM will not be available, retaining the footprint will allow  
 Intel and customer to test and evaluate FCIM for future platforms.  
 ---25-MHz crystal and associated capacitor footprints only are requested  
 ---components do not need to be populated.  
 ---Keep 1K Ohm resistor un-stuffed to GND on Ixex Peak GPIO8.


2009/07/02 Stuff R316 and not stuff R322 for MS-1454

**IBEXPEAK - M (POWER)**



The VCCVRM rail (1.8 v/1.5 V) powers an internal voltage regulator module (VRM) that regulates clean 1.05-V voltage supply for analog rails (VCCAclk, VccapllEXP, VCCFDIPLL, and VCCSATAPLL). This solution will allow us to remove the LC filter requirements for those rails, thereby reducing platform BOM cost. VCCVRM is enabled by default via internal pull up to GPIO27, therefore GPIO27 should be left as No Connect. The following diagram shows implementation details on how to enable and disable VccVRM.




## IBEXPEAK - M (POWER)




IBEXPEAK - M (GND)



C59 Close to L16 ; C60,C61,C81,C87 Close to power pin




2009/07/08  
Y4换成49S type(cost down as MS-1122)



Capacity select

If Cload=20pf C71/C75=33pf  
If Cload=32pf C71/C75=56pf

2009/06/30 R292 not stuff







For CPU frequency select (133MHz)


CPU_SEL	CPU0	CPU1
0(Default)	133MHz	133MHz
1(1.05~1.5V)	100MHz	100MHz


## Clock GEN. Vendor Table




	9LRS3199	SLG8SP587V
VDDIO spec	0.9975~3.465	1.05~3.466
BOM	R39 stuff	R40 stuff




The diagram illustrates the I2C and SMBus connections for the device. It shows two I2C/SMBus lines, BATCLK\_M and BATDATA\_M, connected to a +3V1W supply through resistors R126 and R116 (2.2KΩ). The SMBus signals are connected to the ER12, ER13, ER45, and ER44 pins. The SMBus signals are SMB\_DATA\_EC 21, SMB\_CLK\_EC 21, SMB\_THRM\_DATA 12, and SMB\_THRM\_CLK 12.








2009/06/29 Modify internal MIC PN to N32-1020790-A81






2009/07/07 0ohm 不上 for 漏電Issue



## Wireless LAN

## LED light


del CN8 0716



	LED7	LED8	LED9	LED10
	SW7	SW8	SW9	SW10
1453	Stuff	Nostuff	Discreate	UMA
1454	Stuff	Nostuff	P1	IE
OEM	Stuff	P1	Wireless	Camera


Stuff for CHANNEL

Stuff for OEM





## BLUETOOTH

2009/05/11 修改 for new MS-3801









## CAMERA



2009/06/29 Reserved 0 ohm pad by EMI





MSI CORPORATION			
File	MINIPCIE,CAMERA,BLUETOOTH,SW		
Size	Document Number	Rev	0A
Custom	MS-145X		
Date	Wednesday, August 05, 2009	Sheet	33 of 55




Schematic diagram of the CTRL12/VDD pin connection. The pin is connected to DVDD12 through a resistor R502 (X\_OR0402 R0402).



RTL8111DL





Close to LAN




Close to LAN



C44	C0.1u10X0402
C43	C0.1u10X0402



LTK\_RJ4511ROS\_RJ4511  
N55-12F0110-AF2  
RJ45 RJ11 SMT 14P




NEW CARD




2009/06/26 Reserved by EMI

MDC Connector




2009/07/14 因限高問題,改回1451用料N5C-12F0060-A81

CPU FAN







## SATA HDD



### Staggered Spinup :



如果system 支援這個功能,開機時 HDD 的馬達是不轉的, BIOS 必須下command 把 HDD wake up,才能做偵測HDD的動作  
如果不支援Staggered Spinup 這個function 這隻腳必須接地

## SATA ODD



2009/07/07 USB common choke先不上


<b>MICRO-STAR INT'L CO.,LTD.</b>	
Title <b>HDD,CDROM,USB</b>	
Size Custom	Document Number <b>MS-145X</b>
Date: Wednesday, August 05, 2009	Sheet 36 of 56
Rev 0A	




CLOCK frequency can vary  
lie on strap pin config(pin7&pin25)

### Configurations for Clock Source Selection:



4.7K Pull-high Resistor on		Frequency of external clock source to ECLkin pin
xDR $\bar{e}$ Z	xDC $\bar{e}$ Z	
NC	NC	48MHz
NC	O	24MHz
O	NC	12MHz



Pins for SD, MMC, MS, and xD memory cards						
Name	No	I/O	XD	SD	MMC	MS
xDCeZ	7	O	xD card EN			
xDClE	23	O	xD CMD latch EN			
xDAlE	24	O	xD ADDR latch EN	SD clock	MMC clock	MS serial clock
xDBsyz	22	B	xD Ready/busy	SD CMD/response	MMC CMD/response	
xDData0	17	B	xD D0	SD D0	MMC D0	MS D0
xDData1	18	B	xD D1	SD D1	MMC D1	MS D1
xDData2	20	B	xD D2	SD D2	MMC D2	MS D2
xDData3	21	B	xD D3	SD D3	MMC D3	MS D3
xDData4	19	B	xD D4		MMC D4	MS D4
xDData5	4	B	xD D5		MMC D5	MS D5
xDData6	5	B	xD D6		MMC D6	MS D6
xDData7	6	B	xD D7		MMC D7	MS D7
xDWeZ	3	B	xD W EN	SD WP		MS Busy
xDReZ	25	O	xD R EN			
xDWpZ	32	O	xD WP			
SDcDZ	26	I		SD CD	MMC CD	
xDcDZ	27	I	xD CD			MS CD




2009/07/10 65W adaptor只需要上一個BEAD




2009/06/26 Reserve 10p to GND by EMI

### JBAT1 Pin Definition

- 1: VBATA+
- 2: VBATA+
- 3: NC
- 4: NC
- 5: SMBCLK
- 6: SMBDATA
- 7: BAT\_IN#
- 8: GND
- 9: GND






2009/06/26 Reserve 10p to GND  
by EMI (Close to PQ16)

2009/07/10 PQ16,PQ18 change PN to D03-0439203-V02

Maximum power 3.2A






2009/06/26 Add two X-copper  
by EMI






$$ILIM = (R_{imax} \times 20\mu A / R_{dson}) + 1.82A$$









2009/06/26 Reserve 10p to GND  
by EMI (Close to PQ47 or PQ48)











PSW_1	PSW_2	
1	0	1.2V
0	1	1.1V
0	0	0.95V




2009/02/18 +3,+5VRUN 上件






[illegible]


<p>J19</p> <p>X_H1X2_black-RH</p>	<p>J24</p> <p>X_H1X2_black-RH</p>	<p>J17</p> <p>X_H1X2_black-RH</p>	<p>J13</p> <p>X_H1X2_black-RH</p>
<p>J10</p> <p>X_H1X2_black-RH</p>	<p>J18</p> <p>X_H1X2_black-RH</p>	<p>J12</p> <p>X_H1X2_black-RH</p>	<p>J25</p> <p>X_H1X2_black-RH</p>
<p>J11</p> <p>X_H1X2_black-RH</p>	<p>J20</p> <p>X_H1X2_black-RH</p>	<p>J16</p> <p>X_H1X2_black-RH</p>	
<p>J22</p> <p>X_H1X2_black-RH</p>	<p>J23</p> <p>X_H1X2_black-RH</p>		
<p>J27</p> <p>X_H1X2_black-RH</p>	<p>J7</p> <p>X_H1X2_black-RH</p>	<p>J9</p> <p>X_H1X2_black-RH</p>	<p>J8</p> <p>X_H1X2_black-RH</p>
<p>J26</p> <p>X_H1X2_black-RH</p>	<p>J15</p> <p>X_H1X2_black-RH</p>	<p>J14</p> <p>X_H1X2_black-RH</p>	<p>J21</p> <p>X_H1X2_black-RH</p>




## Calpella System Power on Sequence DC mode




# Power down Sequence DC mode S0 to G3




M92 Power on Sequence




PARK Power on Sequence




M92 Power down Sequence




PARK Power down Sequence




Switchable DGPU Power on Sequence  
Discrete Mode



Switchable DGPU Power off Sequence  
UMA Mode






MS-145X	
SW2	Power_button(FOR OEM)
SW3	HotKeyF1_button( FOR OEM)
SW4	WLAN/BT_button(FOR OEM)
SW5	Search/Webcam_button (FOR OEM)
SW6	Power_button(FOR Channel)
SW7	Right_button
SW8	Left_button

MS-145X	
LED3	HDD_LED(FOR OEM)
LED4	NUM_LED( FOR OEM)
LED5	CAP_LED(FOR OEM)
LED6	SCR_LED (FOR OEM)
LED7	BT_LED
LED8	WLAN_LED
LED9	ACPI_LED
LED10	CHARGE_LED
LED11	BATTERY_LOW_LED
LED12	POWER_LED

MS-145XA	
LEDA1	NUM_LED(FOR OEM)
LEDA2	HDD_LED( FOR OEM)
LEDA3	CAP_LED(FOR OEM)
LEDA4	SCR_LED (FOR OEM)

MS-145X : Main Board  
MS-145XA : LED board



MS-145X TOP VIEW



2009/06/25 [Page33] Add LED and switch function for OEM reserved  
[Page30] Delete KBOUT16,KBOUT17 for MS-1451 keyboard matrix  
[Page41/42] Modify APL5912 VCNTL to +5VSUS  
[Page43/44] Modify some RC footprint and value

2009/06/26 Modify circuit to Switchable  
[Page19] Add LVDS common choke by EMI  
[Page12] Reserve RGB 10p to GND  
[Page38] Reserve BAT CLK and DATA 10p to GND  
[Page39] Reserve 10p SDC\_IN+ to GND and close to PQ57  
Add two X-Copper  
[Page40] Reserve 10p +5VSUS to GND and close to PQ60  
Reserve 2.2R+2200p  
[Page41] Reserve 10p PWR\_SRC to GND and close to PQ68  
[Page42] Reserve 10p PWR\_SRC to GND and close to PQ72  
[Page43] Reserve 10p PWR\_SRC to GND and close to PQ75 or PQ76  
Reserve 10p PWR\_SRC to GND and close to PQ78 or PQ79  
[Page43] Reserve 10p PWR\_SRC to GND and close to PQ81 or PQ82  
Add two X-Copper

2009/06/29 [Page35] Modify CPU FAN.Add C121 and C304 by datasheet.Add one more RC for FAN speed calculation(as MS-1122)  
Modify PARK circuit  
Modify PCH PN to OB1-1675001 for Mobile IntelR 5 Series Chipset Full Feature  
Modify Audio jack PN to N54-05F0951-H06  
Modify internal MIC PN to N32-1020790-A81  
Modify power sequence map

2009/07/01 [Page3] R234,R412等OA實驗結果再決定是否移除  
BPM#[0~7] remove  
BCLK只保留from PCH,移除from CLOCK GEN.

[Page5] Short bead

[Page6] Short bead

[Page7] VSS\_NCTF1~7 remove

[Page8] 只保留CFG的測點,其餘移除

[Page9] SA0\_DIM0及SA1\_DIM0改爲0 ohm對地  
移除330uF,因在CPU以及switching power端已有

[Page10] SA0\_DIM1改爲0 ohm對地  
移除330uF,因在CPU以及switching power端已有

[Page12] 補上HPD線路

[Page16] MDA0~MDA7 swap

[Page18] CRT及LVDS的預留電阻(for MS-1454)均改爲單顆的0 ohm  
EDID switch的電源pin加上0.1uF  
R3238,R3239改爲10K ohm  
移除BR-AD-ADJ,BR-PWM-ADJ名稱改爲PWM-ADJ,HDMI DDC名稱改爲HDM\_SDA及HDM\_SCL

[Page19] 兀型濾波LC值改爲0.1uH+10pF  
新增LVDS DDC pull high,backlight adj預留net PWM-ADJ

[Page25] DGPUPRSNT#改接pull down

[Page30] 修改+1\_8VRUN\_PARK\_PWRGD及+1\_OVRUN\_PARK\_PWRGD結合爲DGPU\_PWROK

[Page34] C47,C49改爲0.1uF

[Page43] Add three X-copper